Low Power Array Multiplier using Modified GDI Cell for Full Output Swing
نویسندگان
چکیده
منابع مشابه
Ultra Low Power modulo Multiplier Using Gdi Technology
IJCER | Mar-Apr 2012 | Vol. 2 | Issue No.2 |449-456 Page 449 Abstract: Modulo multiplier is one of the critical components in applications in the area of digital signal processing, data encryption and residue arithmetic that demand high-speed and low-power operation. Ultra low power and low area modulo multiplier is designed using the GDI technology. modulo multiplier has three major functional...
متن کاملArea Efficient Low Power Vedic Multiplier Design Using GDI Technique
Multipliers consume maximum amount of power during the partial product addition. For higher order multiplication, a huge number of adders are used to perform the partial product addition. Using compressor adders, that can add four, five , six or seven bits at a time, the number of full adders and half adders can be reduced and thus area and power consumed also gets reduced. These compressor add...
متن کاملLow-power Full Adder array-based Multiplier with Domino Logic
ABSTRACT : A circuit design for a low-power full adder array-based multiplier in domino logic is proposed. It is based on Wallace tree technique. Clocked architecture results in lower power dissipation and improvements in power-delay product. The proposed technique is general and can be used in all domino logic circuit designs. Higher order multipliers like 16x16, 32x32 may also be implemented ...
متن کاملLow Power Circuits using Modified Gate Diffusion Input ( GDI )
Gate Diffusion Input (GDI) is a technique for designing low power circuits. This technique allows usage of less number of transistors as compared to CMOS logic. The basic GDI cell consists of only two transistors which are used to implement the basic logic functions. Because of less number of transistors, the switching is reduced and hence there will be a less power, delay and also reduced area...
متن کاملHigh performance low power array multiplier using temporal tiling
Digital multipliers are a major source power dissipation in digital signal processors. Array architecture is a popular technique to implement these multipliers due to its regular compact structure. High power dissipation in these structures is mainly due to the switching of a large number of gates during multiplication. In addition, much power is also dissipated due to a large number of spuriou...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IJARCCE
سال: 2015
ISSN: 2278-1021
DOI: 10.17148/ijarcce.2015.44151